A P-channel type MOSFET and an N-channel type MOSFET formed by a CMOS process are connected in series. A high-voltage signal and a low-voltage signal are applied to the drain of one of transistors. Prescribed bias voltage is applied to both gates in order that only a low-voltage signal can pass through both conduction paths.
