A method for supporting architecture speculation in a microprocessor is disclosed. The method comprises maintaining two registers for a register file entry, wherein a first one of the two registers supports a shadow register state for speculative instructions and a second one of the two registers supports a committed register state for committed instructions. The method also comprises reading a valid entry for supporting speculative execution from one of the two registers responsive to a read request event.